

## N-Channel 40V(D-S) MOSFET

### GENERAL DESCRIPTION


The NTD5802NS is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

### FEATURES


- $R_{DS(ON)} \leq 4.4m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 5.7m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

- Power Management in Note book
- NB/MB Vcore Low side switching
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch



TO-252



N-Channel MOSFET

### Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)







Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	40	V
Gate-Source Voltage	$V_{GS}$	±10	V
Continuous Drain Current	$I_D$	34	A

## Electrical Characteristics (T<sub>j</sub>=25°C Unless Otherwise Specified)



Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	40			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1		3	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =34A		3.6	4.4	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =34A		4.4	5.7	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =25A, V <sub>GS</sub> =0V		0.8	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>D</sub> =20A		88.9		nC
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A		41.4		
Q <sub>gs</sub>	Gate-Source Charge			14.8		
Q <sub>gd</sub>	Gate-Drain Charge			16.2		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, F=1MHz		1442		ns
C <sub>oss</sub>	Output Capacitance			315		
C <sub>rss</sub>	Reverse Transfer Capacitance			251		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DS</sub> =15V, R <sub>L</sub> =15Ω V <sub>GS</sub> =10V, R <sub>G</sub> =6Ω I <sub>D</sub> =1A,		27.3		pF
t <sub>r</sub>	Turn-On Rise Time			20.2		
t <sub>d(off)</sub>	Turn-Off Delay Time			108		
t <sub>f</sub>	Turn-Off Fall Time			18.4		

Notes: a. Pulse test; pulse width ≤ 300us, duty cycle ≤ 2%.

## Typical Characteristics (T<sub>J</sub> =25°C Noted)




## Typical Characteristics (T<sub>J</sub> =25°C Noted)



## PACKAGE OUTLINE

TO-252(D-PAK)



TO-252(D-PAK) mechanical data

UNIT		A	B	b	C	D	E	F	G	H	L	L1	L2	L3	S	M	N	J	K	T
mm	max	6.7	5.5	0.8	2.5	6.3	0.6	1.8	2.29	0.55	3.1	1.2	1.0	1.75	0.1	1.8	1.3	3.16	1.80	4.83
	min	6.3	5.1	0.3	2.1	5.9	0.4	1.3	TYPICAL	0.45	2.7	0.8	0.6	1.40	0.0	TYPICAL	TYPICAL	ref.	ref.	ref.
mil	max	264	217	31	98	248	24	71	90	22	122	47	39	69	4	71	51	124	71	190
	min	248	201	12	83	232	16	51	TYPICAL	18	106	31	24	55	0	TYPICAL	TYPICAL	ref.	ref.	ref.